M

Wireless RFIC Analog Circuit Design Engineer (PLL/XO)

MediaTek

Hsinchu City, Taiwan Province, Taiwan Full-time June 18, 2026
Apply Now

Vacancy Description

Job Description1. Wireless RFIC analog circuit design.
2. Frequency synthesizer, phase-locked loop, voltage-controlled oscillator, crystal oscillator design, frequency divider, etc.

#LI-DC3Requirement1. MS or above with major in EE or Telecommunication Engineering related field.
2. Familiar with operation principles of RF frequency synthesizer and phase-locked loop.
3. Excellent working attitude and good interpersonal and communication skills.

Ready to Apply?

अभी आवेदन करें

Submit your application for Wireless RFIC Analog Circuit Design Engineer (PLL/XO) at MediaTek

Apply for this Position