Vacancy Description
A technology startup is seeking a Principal Analog Design Engineer to lead in high-speed analog circuit design and architecture for next-generation AI technologies. The ideal candidate will bring over 5 years of experience, with strong analog design fundamentals and proficiency in design tools like Virtuoso. The role offers the chance to work on innovative designs while supervising layouts and ensuring system verification. A competitive salary range of $150,000 - $250,000 annually is offered based on qualifications.
#J-18808-Ljbffr
#J-18808-Ljbffr
Ready to Apply?
अभी आवेदन करें
Submit your application for Principal Analog Design Engineer – High-Speed Transceivers at Celero Communications, Inc.
Apply for this Position