Lead Design Engineer

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Overview:The DV Architect is a senior technical leadership role responsible for the strategic vision and infrastructure of verification for next-generation Tensilica advanced CPU cores and configurable processors. You will define the methodologies that ensure the functional integrity of highly complex instruction set architectures (ISA).

Key Responsibilities:
+ Methodology Strategy: Define and own the long-term DV architecture, focusing on scalability across multiple processor variants and generations.
+ Verification Infrastructure: Architect simulation testbenches in C/C++/RTL and lead the development of reusable UVM environments.
+ Advanced Verification: Champion the integration of formal verification, and AI-driven coverage analysis.
+ Cross-Functional Collaboration: Partner with microarchitecture, RTL design, and software teams to align verific...