Lead ASIC Verification Architect for Interface IP

Synopsys, Inc. is looking for an experienced ASIC Digital Verification Engineer located in Reading, England. You'll design and optimize verification environments, work with various Interface IP protocols, and mentor junior engineers. Candidates must have extensive experience with System Verilog and UVM. This position offers opportunities for continuous learning in a collaborative team environment dedicated to high-quality ASIC designs and innovations.
#J-18808-Ljbffr