Vacancy Description
Description
:Activities focused on the Formal Verification field as mentioned above, mentored by experienced colleague, and reporting to higher management.
Provide technical support to customers and field personnel in RTL verification solutions focused on the Jasper tool.
Conduct root cause analysis and provide resolution to customer technical issues.
Run customer test cases to verify problems, create workarounds when possible, test and deliver R&D fixes.
Close collaboration with R&D on issues using established protocols.
Author application notes and help provide feedback on documentation.
Use scripting languages like TCL for flow development, automation and enhancing design methodologies.
Requirements:
Ready to Apply?
अभी आवेदन करें
Submit your application for Intern: Application Engineering - Formal Verification at Cadence Design Systems, Inc.
Apply for this Position