S

Technical Lead

Silicon Patterns

Mumbai, Maharashtra, India Full-time May 30, 2026
Apply Now

Vacancy Description

Hiring!

DV Design Verification

PCIe Logic Verification (8+ yrs)

End-to-end verification of PCIe controller/subsystem (Gen5/6/7).

Role:

Verify PCIe protocol

Debug RTL/testbench/system issues

Strong SystemVerilog & UVM

#PCIe #UVM #HighSpeedDesign #DesignVerification

#VerificationEngineer #PCIEVerification #VLSI #Semiconductors

Ready to Apply?

अभी आवेदन करें

Submit your application for Technical Lead at Silicon Patterns

Apply for this Position