Vacancy Description
Job Description
Job Responsibilities
Coding of simulation infrastructure using SystemVerilog (UVM) & C/(ARM,RISC-V Assembly) SoC Level verification is a must.Actively involve in all stages of product development including specification, circuit design, circuit modeling, verification, design for test, and silicon debug.Set up UVM verification environment, develop, and verify self-tested test benches for Mixed Signal chips and sub-circuits.Use and Development of Advanced UVM/mixed-signal simulation techniques to enhance simulation efficiency.Generate Verification Plan from the Specifications using vManagerDetermine Coverage and design completeness requirementsGenerate random-constraint tests to cover all customer-use-modelsCreate Assertions, cover-groups, checkers, monitors and automatic reportingSet-up and run regression reportsWorks diligently to accomplish project goals ...
Ready to Apply?
अभी आवेदन करें
Submit your application for Sr. Engineer, Design Verification at Renesas Electronics
Apply for this Position