U

Memory Layout Engineer

UST

Mumbai, Maharashtra, India Full-time June 03, 2026
Apply Now

Vacancy Description

Job Title: Memory Layout Engineer

Location: Bangalore

Experience: 3–8 Years

Job Description:

We are seeking a highly skilled Memory Layout Engineer to join our VLSI design team in Bangalore. The ideal candidate will have strong hands-on experience in advanced technology nodes and a solid foundation in physical layout concepts, with mandatory exposure to Samsung Foundry processes.

Key Responsibilities:

- Perform memory layout design for advanced semiconductor nodes including 2nm, 3nm, and 4nm (lower node experience is highly preferred).
- Develop high-quality, DRC/LVS-clean layouts adhering to foundry and design guidelines.
- Work closely with circuit design, verification, and physical design teams to ensure layout meets performance, power, and area targets.
- Optimize layouts for density, yield, and manufacturability.
- Resolve complex layout-related issues across the design cycle.

Required Skills & Qualificatio...

Ready to Apply?

अभी आवेदन करें

Submit your application for Memory Layout Engineer at UST

Apply for this Position